
#### SUPPORTING INFORMATION

## Low Variability in Synthetic Monolayer MoS<sub>2</sub> Devices

Kirby K.H. Smithe, Saurabh V. Suryavanshi, Miguel Muñoz Rojo, Aria D. Tedjarati, Eric Pop Department of Electrical Engineering, Stanford University, Stanford, CA 94305, U.S.A.

\*Contact: <u>epop@stanford.edu</u>

#### A. Dry thermal SiO<sub>2</sub> on Si (p<sup>++</sup>) Characterization



**Figure S1.** (a) Example C-V measurement (f = 100 kHz,  $v_{ac} = 30 \text{ mV}$ ) on a 40 nm Au/1 nm Ti/30 nm SiO<sub>2</sub>/500 μm Si (p<sup>++</sup>) MOScap, normalized to its area. The growing depletion capacitance in the p<sup>++</sup> Si causes the <10% reduction in the measured capacitance for negative gate biases at this frequency. For  $V_{DC} > 15 \text{ V}$ , the measured capacitance is above 115 nF/cm<sup>2</sup> and approaches the real value  $C_{ox} \sim 116 \text{ nF/cm}^2$ . (b) Measured gate leakage for the same device shown in Figure 1f, both in absolute μA and normalized to the combined source and drain pad area of  $5 \times 10^3 \text{ μm}^2$  (also showing forward and backward sweeps). The total leakage remains well below  $10^{-4} \text{ A/cm}^2$  for all  $V_{GS}$ , and is over four orders of magnitude below  $I_D$  at  $V_{GS} = 25 \text{ V}$ . All our oxides are grown inhouse at the Stanford Nanofabrication Facility (SNF) using a Thermco oxidation furnace and dry O<sub>2</sub> gas as the oxidant.

#### B. Process Flow for MoS<sub>2</sub> FET Fabrication and Measurement

All feature definition for this work was performed by optical photolithography using a KarlSuss MA-6 Contact Aligner system (365 nm, 15 mW/cm<sup>2</sup>, hard contact mode with a 40 µm gap). For metallization steps, Shipley LOL 2000 was applied (60 s @ 3000 rpm) as a liftoff resist before application of SPR 3612 optical photoresist (PR). For the channel definition, only the latter was used. The two etch steps are done in a Materials Research Corporation model 55 reactive ion etcher (RIE), using 20 sccm O<sub>2</sub> at 10 W and a pressure of 20 mTorr. (We attribute the very small RMS surface roughness of our finished devices to this very gentle etch process.) All metallization steps

were performed in a Kurt J. Lesker electron beam metal evaporator at base pressures of  $\sim 5 \times 10^{-8}$  Torr. (The low pressure of contact evaporation is crucial for good contacts. S1) Metal liftoff is done by soaking chips in MicroChem Remover PG at room temperature for at least one hour before spraying with acetone and methanol, and blow-drying with N2.


The general process flow before measurement is as follows:

- 1. CVD synthesis of large-area MoS<sub>2</sub> nanofabrics on 30 nm SiO<sub>2</sub> on Si as detailed in Ref. S2.
- 2. Define probe pads in PR; etch MoS<sub>2</sub> in pad areas; deposit 2/40 nm Ti/Au; liftoff.
- 3. Define contact regions in PR; deposit 25/25 nm Ag/Au; liftoff.
- 4. Define channel regions in PR; etch exposed MoS<sub>2</sub>; dissolve PR in acetone.
- 5. Mount chip in a Janis vacuum probe station, pump to pressure of  $\sim 2 \times 10^{-5}$  Torr, and perform a two-hour *in-situ* vacuum anneal at 250 °C followed by an overnight cool-down period.
- 6. Measure devices *in-situ* at room temperature ~20 °C, in the same vacuum probe station.


#### C. Additional Statistical Data for $V_{DS} = 1.0 \text{ V}$

Measured Quantity	Mean ()	Standard Deviation (s)	$\alpha$ for $\chi^2$ test
Linear V <sub>T</sub>	-1.78 V	1.05 V	0.02
Constant-current V <sub>T</sub>	-7.42 V	1.79 V	0.46
$\sqrt{I_{ m D}~V_{ m T}}$	-7.06 V	2.17 V	10 <sup>-5</sup>
Y-function V <sub>T</sub>	-0.51 V	0.99 V	0.37
Linear $\Delta V_{\mathrm{T}}$	0.16 V	0.12 V	10 <sup>-3</sup>
$n_{t}$	1.1×10 <sup>11</sup> cm <sup>-2</sup>	0.9×10 <sup>11</sup> cm <sup>-2</sup>	10 <sup>-3</sup>
$\log_{10}(H)$	-0.8885	0.2246	0.1
$\log_{10}(I_{\mathrm{MAX}}/I_{\mathrm{MIN}})$	6.6813	0.4015	10 <sup>-7</sup>
$\mu_{ ext{FE}}$	$34.2 \text{ cm}^2/\text{V/s}$	$3.6 \text{ cm}^2/\text{V/s}$	0.13
$\mu_{ m Y}$	$38.2 \text{ cm}^2/\text{V/s}$	$4.4 \text{ cm}^2/\text{V/s}$	0.34
$R_{\mathrm{CY}}$	3.0 kΩ·μm	0.7 kΩ·μm	10 <sup>-4</sup>
W	11.74 μm	0.13 μm	10 <sup>-21</sup>


**Table S1.** Means and standard deviations for all values extracted in this study at  $V_{\rm DS} = 1.0$  V. We recall that the  $V_{\rm T}$  here is representative of the  $t_{\rm ox} = 30$  nm oxide thickness. Different equivalent oxide thickness (EOT) will rescale the  $V_{\rm T}$  by the ratio EOT/ $t_{\rm ox}$ .



**Figure S2.** Statistical data representations for different  $V_T$  extractions. (a) Histograms and Gaussian fits of  $V_T$  extracted by the  $\sqrt{I_D}$  (yellow) and Y-function (purple) methods. (b) Box-and-whisker plots of all four extractions, showing that standard deviations for the linear extrapolation and Y-function methods are smaller than those for  $\sqrt{I_D}$  and constant-current. (c) Cumulative distribution function (CDF) plots of the same data in (a), with Gaussian fits (black lines). The goodness-of-fit is more easily visualized in this plot. (d) CDF plots of the data shown in Figure 2a.




**Figure S3.** Additional representations of estimated density of charge traps  $n_t$ . (a) Box-and-whisker plot, and (b) CDF plot.




**Figure S4.** Additional representations of hysteresis extractions. (a) A mock- $I_D$ - $V_{GS}$  sweep with over-exaggerated hysteresis, showing how we extract  $\Delta V_T$  and H. (b)  $\Delta V_T$  as measured by linear extrapolation between the forward and backward  $I_D$ - $V_{GS}$  sweep. These data correspond directly to Figure 2b of the main text by  $n_t = \Delta V_T C_{ox}/q$ . (c) Box-and-whisker plots of  $\Delta V_T$  and the maximum measured hysteresis as taken between all points in the linear region of the forward and backward  $I_D$ - $V_{GS}$  sweeps. Given the definitions in (a), it is unsurprising that typical values for H would be less than that for  $\Delta V_T$ . (d) CDF plots of the same data in (c) along with Gaussian and lognormal fits (lines) for  $\Delta V_T$  and H, respectively.


It should be pointed out that, despite all values for H being positive as expected, 5% of the extractions for  $\Delta V_T$  are negative. This is an artifact of the extraction methodology combined with the fact that the hysteresis in our devices is indeed quite small. For any particular extraction of the forward and backward values for  $V_T$ , the 95% confidence intervals in the extraction (with the coefficient of determination  $r^2 \ge 0.99999$ ) overlap by 95%. Loosely put, there is a 95% chance that the two values are the same, to 95% certainty in our measurement. This results in the error bars on either side of any one  $\Delta V_T$  data point in Figures S4b-d being 20–25% greater than the mean value, which would ideally be zero. This highlights the importance of taking measurements on large numbers of data and running statistics. A more strict interpretation of the statistics will only lead to the conclusion that, in addition to  $\Delta V_T$  being very small, we can only be 95% certain that the population mean  $\mu_{\Delta VT}$  is indeed positive. Compare to Figure S11e, where all extractions for  $\Delta V_T$  and  $n_t$  are positive.



**Figure S5.** Additional representations of  $I_{\text{max}}/I_{\text{min}}$ . (a) CDF and (b) log-scale histogram plot. We choose the notation  $I_{\text{max}}/I_{\text{min}}$  instead of  $I_{\text{on}}/I_{\text{off}}$  because (1) this is simply the ratio of the highest to lowest measured current for each device, which could be different dependent upon  $V_{\text{T}}$  and measurement range of  $V_{\text{GS}}$ , and (2) on- and off-currents ( $I_{\text{on}}$ ,  $I_{\text{off}}$ ) are set by choosing voltage rails in e.g. a circuit, which we do not have here. Thus the term  $I_{\text{on}}/I_{\text{off}}$  is not well defined in this context.



**Figure S6.** Additional representations of mobility extractions. (a) Box-and-whisker plot showing  $\mu_{FE}$ ,  $\mu_{Y}$ , and  $\mu_{eff}$  from the pTLM with 95% confidence intervals. (b) CDF plots for  $\mu_{FE}$  (orange) and  $\mu_{Y}$  (purple).



**Figure S7.** Histograms for geometry values as measured by SEM. (a) W is observed to be Gaussian with a standard deviation of 0.13  $\mu$ m. (b) The histogram for device lengths L is trimodal since there were three nominal device lengths measured on the chip. Each distribution is itself Gaussian.






Figure S8. Extractions for  $\mu_{FE}$  assuming that L and W are their mean values for each device. (a) While the mean is exactly the same, the variance of the histogram for  $\mu_{FE}$  can be seen to increase slightly with this assumption. The coefficient of variation (CV) only increases slightly due to L and W having such small variances. (b) CDF plot of the data in (a), which may be contrasted to the orange data in Figure S6b.



**Figure S9**. The histogram for  $R_{CY}$  shows a mean near 3.0 k $\Omega$ · $\mu$ m.




**Figure S10.** (a) pTLM analysis for  $V_{DS} = 1.0$  V. (b)  $R_C = 2.1 \pm 2.7$  kΩ·μm at  $n = 1.6 \times 10^{13}$  cm<sup>-2</sup>. Inset:  $\mu_{eff} = 34.7 \pm 2.8$  cm<sup>2</sup>/V/s. Colors represent increasing carrier density.

#### **D.** Additional Statistical Data for $V_{DS} = 0.1 \text{ V}$

Measured Quantity	<b>Mean ()</b>	Standard Deviation (s)	$\alpha$ for $\chi^2$ test
Linear V <sub>T</sub>	-2.36 V	1.08 V	0.04
Constant-current V <sub>T</sub>	-2.06 V	1.56 V	0.02
$\sqrt{I_{ m D}~V_{ m T}}$	-7.61 V	2.10 V	10-3
Y-function V <sub>T</sub>	-1.13 V	1.10 V	0.16
Linear $\Delta V_{\rm T}$	0.29 V	0.09 V	10-4
$n_{t}$	2.1×10 <sup>11</sup> cm <sup>-2</sup>	0.6×10 <sup>11</sup> cm <sup>-2</sup>	10-4
$\log_{10}(H)$	-0.6745	0.1305	0.1
$\log_{10}(I_{ m max}/I_{ m min})$	5.8623	0.2513	10-4
$\mu_{ ext{FE}}$	$34.4 \text{ cm}^2/\text{V/s}$	$3.9 \text{ cm}^2/\text{V/s}$	0.16
μΥ	$37.8 \text{ cm}^2/\text{V/s}$	$4.7 \text{ cm}^2/\text{V/s}$	0.08
$R_{\mathrm{CY}}$	2.9 kΩ·μm	0.9 kΩ·μm	10-7

**Table S2.** Means and standard deviations for all values extracted in this study at  $V_{DS} = 0.1 \text{ V}$ . Compare with Table S1 values extracted at  $V_{DS} = 1.0 \text{ V}$ .



**Figure S11.** Statistical data representations for the different  $V_T$  extractions,  $\Delta V_T$ ,  $n_t$ , and H all for  $V_{DS} = 0.1$  V. (a)–(c) Histograms and Gaussian fits of  $V_T$  as extracted by the four methods previously mentioned. (d) and (e)  $\Delta V_T$  and  $n_t$  histograms, related by  $n_t = \Delta V_T C_{ox}/q$ . Note that all values of  $\Delta V_T$  are positive in this case, as is generally expected. (f) Histogram of measured hysteresis H, which is again lognormal. All values are consistent with those extracted for  $V_{DS} = 1.0$  V in Figure 2.




Figure S12. Histograms for  $V_{\rm DS} = 0.1$  V. (a) Histograms and lognormal fit of  $I_{\rm max}/I_{\rm min}$ . Note that these values have fallen by approximately one order of magnitude compared to  $V_{\rm DS} = 1.0$  V (see Figure 2d in main text), since these devices are operating in triode and contact resistance is relatively small. (b)  $\mu_{\rm FE}$  values are again the same as for  $V_{\rm DS} = 1.0$  V (Figure 2e). (c) and (d), mobility and contact resistance as extracted from the Y-function method (compare to Figure 2f at  $V_{\rm DS} = 1.0$  V).

#### **E. Extractions Using the Y-Function Method**

As expounded in Ref. S3, mobility can be estimated from the Y-function,  $Y = I_{\rm D}/\sqrt{g_{\rm m}}$ , by the expression  $\mu_{\rm Y} = \left(\frac{Y}{V_{\rm GS}-V_{\rm T}}\right)^2 \left(\frac{L}{WC_{\rm ox}V_{\rm DS}}\right)$ , where  $V_{\rm T}$  is estimated by linear extrapolation from a plot of Y vs.  $V_{\rm GS}$  rather than  $I_{\rm D}$  vs.  $V_{\rm GS}$ . Further, an upper bound on the minimum single-contact resistance in the strong inversion regime can be estimated by  $R_{\rm CY}W \approx \frac{\theta L}{2C_{\rm ox}\mu_{\rm Y}}$ , where  $\theta$  is a  $V_{\rm GS}$ -dependent attenuation factor with units of  $V^{-1}$  in the expression  $I_{\rm D} = \frac{\mu_{\rm Y}}{1+\theta(V_{\rm GS}-V_{\rm T})}C_{\rm ox}\frac{W}{L}(V_{\rm GS}-V_{\rm T})V_{\rm DS}$ . From these equations, we calculate  $\mu_{\rm Y}=38.2\pm8.8$  cm²/V/s and  $R_{\rm CY}W=3.0\pm1.4$  k $\Omega$ · $\mu$ m for  $V_{\rm DS}=1.0$  V.

## F. International Technology Roadmap (ITRS) specifications

In simulations, we optimize the flat band voltage of the top gate ( $V_{\rm FB}$ ) for each channel length such that the  $I_{\rm off}$  (at  $V_{\rm GS}=0$ ,  $V_{\rm DS}=V_{\rm DD}$ ) = 100 nA/ $\mu$ m. Other device parameters used are as per ITRS<sup>S4</sup> specifications as shown in the table below.

L (nm)	t <sub>ox</sub> (nm)	V <sub>DD</sub> (V)	R <sub>C</sub> (Ω·μm)
16	0.8	0.86	188
32	1.1	1.1	180
65	1.3	1.2	190
500	5.0	3.3	200

**Table S3.** The device parameters used to simulate MoS<sub>2</sub> transistors with ITRS specifications. S4

### **G.** Monte Carlo simulations of standard cells





Figure S13. Schematic for 2-input NAND and NOR gate



**Figure S14.** (a) to (f) show Monte Carlo simulations of fall time ( $\tau_{\text{Fall}}$ ) and rise time ( $\tau_{\text{Rise}}$ ) of NOR2 for 16 nm and 65 nm technology nodes respectively. We have normalized the rise time and fall time for each channel length with respective mean values. The performance corners [NFET-PFET: Fast-Fast (FF), Slow-Slow (SS), Fast-Slow (FS) and Slow-Fast (SF)] are calculated for  $\langle \mu_{\text{FE}} \rangle \pm 2s_{\mu\text{FE}}$ . The simulated values for the performance corners are shown in red diamonds.

# **Supplementary References**

- (S1) English, C. D.; Shine, G.; Dorgan, V. E.; Saraswat, K. C.; Pop, E. Improved Contacts to MoS<sub>2</sub> Field-Effect Transistors by Ultra-High Vacuum Metal Deposition. *Nano Lett.* 2016, 16, 3824–3830.
- (S2) Smithe, K. K. H.; English, C. D.; Suryavanshi, S. V; Pop, E. Intrinsic Electrical Transport and Performance Projections of Synthetic Monolayer MoS<sub>2</sub> Devices. 2D Mater. **2017**, 4, 011009.
- (S3) Chang, H.-Y.; Zhu, W.; Akinwande, D. On the Mobility and Contact Resistance Evaluation for Transistors Based on MoS<sub>2</sub> or Two-Dimensional Semiconducting Atomic Crystals. *Appl. Phys. Lett.* **2014**, *104*, 113504.
- (S4) International Technology Roadmap for Semiconductors (ITRS). High Performance (HP) and Low Power (LP) PIDS Tables. URL: <a href="http://www.itrs2.net/itrs-reports.html">http://www.itrs2.net/itrs-reports.html</a>>.